Datasheet

SK433*Velay* PI2D Compensator

SK-Series Modules

Features

- Analog high-speed PI2D w/ digital control
- Bandwidth $\geq 10\,\text{MHz},\,\text{delay} \leq 30\,\text{ns}$
- Input noise $\leq 10\,\text{nV/rtHz}$
- De-saturation auxiliary loop
- Analog design Free of digital noise
- Remote interface
- Platform and stand-alone operation

Applications

- Pound-Drever-Hall laser locking
- Optical phase-locked laser
- Optical frequency combs
- Quantum physics and engineering
- Time & Frequency instrumentation



Overview

The SK433 *PI2D Compensator* was primary designed for use in laser control applications involving high-speed servo loops. Low-noise and wide bandwidth closed-loop performances are achieved through a low-noise front-end differential amplifier followed by a programmable PI²D compensator.

The SK433 also includes an auxiliary integrator which can be used for preventing the saturation of the high-speed primary loop. Indeed, by using this integrator within an secondary servo loop, the PI2D's output signal can be automatically detrended. Like all modular instruments of the SK-Series, the SK433 *PI2D Compensator* can be operated stand-alone or within a platform where several modules can be assembled to configure a specific control or measurement system. For example, the SK433 can be coupled to the SK301 *RF Demodulator* for high-performance, closed-loop laser frequency control.





Functional Block Diagram

Refer to the *Functional Block Diagram* available online for a synthetic presentation of the SK433.

User's Guide

The last version of the SK433 *User's Guide* is available online at the product page.

Programming Guide

The online *Programming Guide* provides a detailed description of the SK433's remote commands.

Remote Interface

SK433's settings are changed through the remote interface. All instrument settings can also be queried *via* the remote interface. The module generates a status signal to report a specific event to the host computer. The SK433 can be operated either inside or outside the dedicated SPK-Series platform.

Front-Panel Display

The front panel of the SK433 provides the user with minimal information about the status of the instrument.

PI²D Compensator

The SK433 features a configurable high-speed compensator operating from an internally generated error signal. This signal is provided by the input differential amplifier, which compares the feedback signal to the reference. Both external feedback and reference signals can be connected to the differential amplifier *via* several interfaces : either frontpanel SMA, user terminal blocks or expansion connector can be used. Several options are provided for the reference signal : the related input of the differential amplifier can be either i) routed to the external input, ii) driven by the internal setpoint DAC or, iii) tied to the analog ground voltage. The error voltage is first processed by the high-frequency integrator. Due to its limited output voltage range, this integrator may not be able to provide alone the required drive DC-level. The low-frequency integrator or the offset DAC must be used to extend the locking range. The programmable gain amplifier, designed to preserve the low-noise specifications of the input difference amplifier, is completed with a differentiator stage to form a high-speed PID compensator.

Slow Compensator

The PI²D compensator is able to provide tight and fast control when it is used to drive a fast actuator. Unfortunately, high-speed actuators are usually less powerful than their slower counterparts and a saturation of the command signal may occurs when the PI²D compensator has to compensate large drifts. In order to maintain the loop locked over a wider range, a second loop can be used to automatically remove the large DC-components of the command signal. For this purpose, the SK433 features an auxiliary integrator whose output can be used to drive a much more powerful actuator, forming a secondary slow-loop able to prevent the saturation the main command signal.

Search Pattern Signal

Search pattern signals are specific open-loop command signals used to acquire lock for open-loop systems featuring a narrow sensor range. During the acquisition phase, the search pattern signal is routed to the command output to obtain a relevant sensor signal. Locking is then obtained by switching the command from the pattern signal generator to the compensator's output. Switching from the acquisition phase to lock can be provided by an external out-of-range detector, which continuously analyzes the sensor's output signal. Search pattern signal can be also used to sweep the manipulated variable over the desired locking point for system optimization purposes.



Specifications

PI²D Compensator

Control Law

Digitally configurable, analog PI^2D + offset

Inputs (REFI, FBKI)

Interface SMA, UTB, EXP Impedance $1 \,\mathrm{k}\Omega$ Range $\pm 4 \,\mathrm{V}$ Bandwidth $> 10 \,\mathrm{MHz}$

Reference Setpoint DAC

Range Resolution Precision 1-h Drift

 $\leq 10 \, \mu V$ **Error Fine Control DAC**

Range Resolution Precision 1-h Drift

 $-25\,000\,\mu\mathrm{V}$ to $+25\,000\,\mu\mathrm{V}$ $10 \,\mu V$ 1% $\leq 10 \, \mu V$

 $1\,\mathrm{mV}$

1%

Internal Error

Initial Offset

Range CMRR

Noise

 $\pm 4\,\mathrm{V}$ $\geq 120 \,\mathrm{dB}$ at $f = 100 \,\mathrm{Hz}$ $> 100 \,\mathrm{dB}$ at $f = 10 \,\mathrm{kHz}$ $\leq 2\,\mathrm{mV}$ at ERRC $= 0\,\mu\mathrm{V}$ $< 10 \, {\rm nV} / \sqrt{{\rm Hz}}, f > 10 \, {\rm kHz}$

 $-2500 \,\mathrm{mV}$ to $+2500 \,\mathrm{mV}$

Proportional Gain

Gain $-21 \,\mathrm{dB}$ to $+23 \,\mathrm{dB}$ in 3-dB steps Precision $\pm 1\,\mathrm{dB}$ Bandwidth $> 10 \,\mathrm{MHz}$ $< 25 \,\mathrm{ns}$, from FBKI to CMDO Delay

Low-Frequency Integrator

0-dB Freq. $10\,\mathrm{Hz}$ to $100\,\mathrm{kHz}$ in 1-2-5 steps 20%Precision

High-Frequency Integrator

0-dB Freq. $100\,\mathrm{Hz}$ to $1\,\mathrm{MHz}$ in 1-2-5 steps Precision $20\,\%$

High-Frequency Differentiator $500\,\mathrm{Hz}$ to $5\,\mathrm{MHz}$ in 1-2-5 steps

0-dB Freq. Precision HF-Gain

20% $+12 \, dB \text{ or } +20 \, dB, \pm 2 \, dB$

Feed-Forward Input (FFWI)

SMA, UTB, EXP Interface Impedance $100\,\mathrm{k}\Omega$ $\pm 5\,\mathrm{V}$ Input Range Output Range $\pm 2.5\,\mathrm{V}$ Output Atten. $0.5 \,\mathrm{V/V}$, fixed Transm. Gain variable, from -100% to +100%Bandwidth $\geq 150 \, \mathrm{kHz}$ Rise/Fall Time $\leq 5\,\mu s$ Turn-On Delay $\leq 5\,\mathrm{ms}$

Output (CMDO)

Interface

Range

SMA, UTB, EXP Impedance $50-\Omega$ series $\pm 4\,\mathrm{V}$

Output Offset DAC

Range $-2500\,\mathrm{mV}$ to $+2500\,\mathrm{mV}$ Resolution $1\,\mathrm{mV}$ Precision 1%1-h Drift $\leq 1\,\mathrm{mV}$



Slow Compensator

Control Law

Digitally configurable, analog integrator + offset

Output (SLWO)

Interface Impedance Range

 $\begin{array}{l} {\rm SMA,\ UTB,\ EXP} \\ {\rm 50-}\Omega \ {\rm series} \\ \pm 10 \ {\rm V} \end{array}$

Output Offset DAC

Range Resolution Precision 1-h Drift $\begin{array}{l} -5000\,{\rm mV}\,\,{\rm to}\,+5000\,{\rm mV}\\ 2.5\,{\rm mV}\\ 5\,\%\\ \leq 100\,\mu{\rm V} \end{array}$

Integrator

0-dB Freq. Precision $0.1\,\mathrm{Hz}$ to $1000\,\mathrm{Hz}$ in 1-3-10 steps $20\,\%$

Lock Acquisition

Search Pattern Input (PATI)

Internal Search Pattern Generator

Waveform Period Amplitude triangle, symmetrical 3 ms to 10 s in 1-3-10 steps 1 V_{pp} to 12 V_{pp} in 3-dB steps

Feed-Forward Input (ACQI)

Interface Impedance Range Threshold Delay SMÅ, UTB, EXP $100 \text{ k}\Omega$ 0 V to +5 V +1 V to +4 V in 500-mV steps $\leq 2 \text{ ms}$

Monitoring

Monitoring Output (MONO)

Interface Impedance Max. Level SMA connector, UTB, EXP 100- Ω series $\pm 10 \text{ V}$



General Characteristics

This module is designed to be operated in laboratory environment.

Operating Temperature

Range

 $+15\,^{\rm o}{\rm C}$ to $+40\,^{\rm o}{\rm C}$ non-condensing

Host PC Communications

UART format	9600 baud, 8-bit data
	1 stop-bit, no flow control
Interface	DIN41612 backplane connector

Connectors

Backplane	DIN41612-C96 male
Expansion/Test	
AIO	40-pin PC/104 header
DIO	40-pin PC/104 header
	- ,
SLWO	SMA front-panel, left
PATI	SMA front-panel, left
ACQI	SMA front-panel, left
MONO	SMA front-panel, left
REFI	SMA front-panel, right
FBKI	SMA front-panel, right
FFWI	SMA front-panel, right
CMDO	SMA front-panel, right
AGND	SMA, pcb, top side

Front-Panel Indicators

RE, RA	Remote interface error, activity
CML	Saturation, PI ² D command
CSL	Saturation, slow-command
ER	Saturation, error signal
\mathbf{FF}	Feed-forward enabled
LK	Lock state

Power Supply Inputs

Analog	$+15\mathrm{V}\times200\mathrm{mA}$
Analog	$-15\mathrm{V}\times200\mathrm{mA}$
Digital	$+5\mathrm{V} imes 30\mathrm{mA}$

Printed Circuit Board

Form factor	Eurocard.
Dimensions	$100 \times 160 \times 1.6 \mathrm{mm} \mathrm{(carrier)}$
	$100 \times 150 \times 1.6 \mathrm{mm} \mathrm{(mezzanine)}$
Technology	4-layer, improved FR-4

Physical Properties

Height	$128.4 \mathrm{mm} (3\mathrm{U})$
Width	Double-wide, $40 \mathrm{mm} (8 \mathrm{HP})$
Depth	$174.5\mathrm{mm}$
Weight	$\approx 300\mathrm{g}$
Front-Panel	Anodized aluminium with rear
	conductive

Warranty

One (1) year parts and labor on defects



Ordering Information

SK433 Module

The SK433 module can be ordered with different options.

Ordering Code	Front-Panel Options
SK433-FP	Shielded 3U-8HP front-panel (standard)
SK433-NP	No front-panel

Accessories

No accessories are related to the SK433 module.



Document Identifier

This document is identified by SK433-SU02-P24A.

Document Revision History

P24A (2024-09-10) Initial version.

Important Notice

Information in this document is subject to change without notice. Copyright \odot SISYPH, 2024. All rights reserved.

Signals and Systems for Physics BP90406 16 place saint-Georges F31000 Toulouse France Phone (+33) 781 547 391 www.sisyph.com

